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PATTERN-SENSITIVE DEPOSITION FOR 
DAMASCENE PROCESSING 
CROSS-REFERENCE TO RELATED 
APPLICATION 
This application is a continuation-in-part of co-pending 
application Ser. No. 09/164,508, ?led Sep. 30, 1998 by 
applicants, Peter K. Moon, Makarem A. Hussein, Alan 
Myers, Charles Recchia, Sam Sivakumar, and Angelo 
Kandas, entitled “A Pattern-Sensitive Deposition for Dama 
scene Processing.” 
BACKGROUND OF THE INVENTION 
1. Field of the Invention 
The invention relates to integrated circuit processing and, 
more particularly, to the patterning of interconnections on an 
integrated circuit. 
2. Background of the Invention 
Modern integrated circuits use conductive interconnec 
tions to connect the individual devices on a chip or to send 
or receive signals external to the chip. Popular types of 
interconnection include aluminum alloy interconnections 
and copper interconnections. 
One signi?cant difference betWeen aluminum and copper 
interconnections is the rate of oxidation of the metals. Pure 
aluminum is oxidiZed to aluminum oxide in the presence of 
oxygen. HoWever, aluminum has a fairly loW diffusion 
coef?cient for oxygen in aluminum oxide, such that as soon 
as the aluminum oxide is formed, the pure metal underne th the alum num oxide layer does not react With 
oxygen. The reaction betWeen aluminum and oxygen is 
described as a self-limiting oxidation reaction. 
Copper oxidation, on the other hand, is not self limiting. 
In the presence of oxygen, pure copper Will continue to 
oxidiZe until substantially all the copper is oxidiZed to a 
copper oxide. Thus, once a copper interconnection is formed 
and patterned, an additional step of adding a passivation 
layer, typically silicon nitride (Si3N4), is employed to protect 
the exposed interconnection material from air or moisture. 
One process used to form interconnections, particularly 
copper interconnections is a damascene process. In a dama 
scene process, a trench is cut in a dielectric and ?lled With 
copper to form the interconnection. A via may be in the 
dielectric beneath the trench With a conductive material in 
the via to couple the interconnection to underlying inte 
grated circuit devices or underlying interconnections. 
A photoresist is typically used over the dielectric to 
pattern a via or a trench or both in the dielectric for the 
interconnection. After patterning, the photoresist is 
removed. The photoresist is typically removed by an oxygen 
plasma (oxygen ashing). The oxygen used in the oxygen 
ashing step can react With an underlying copper intercon 
nection and oxidiZe the interconnection. Accordingly, dama 
scene processes typically employ a thin hard mask or barrier 
layer of Si3N4 directly over the copper interconnection to 
protect the copper from oxidation during oxygen ashing in 
the formation of a subsequent level interconnection. In 
general, the Si3N4 hard mask layer is very thin, for example, 
roughly 10% of the thickness of the dielectric layer. Thus, 
When, for example, the via is cut through the oxide by Way 
of an etch, prior art processes require that the etch stops at 
the underlying Si3N4. When the trench is then formed in the 
dielectric above the via, prior art processes require that the 
etch not remove the Si3N4 exposed by the via. The ability to 
etch the via and trench and preserve Si3N4 requires great 
selectivity of the etchant such that the thin Si3N4 layer is not 
etched aWay. 
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What is needed is a process, particularly useful With 
damascene processes, that does not require unrealistic 
expectations of etch selectivity. 
SUMMARY OF THE INVENTION 
A method of forming an interconnection is disclosed. In 
one aspect of the method, a sacri?cial material that com 
prises a property that is generally insensitive to a photo 
reaction is formed in a via through a dielectric material to a 
masking material over a conductive material. A trench is 
formed in the dielectric material over the via and the 
sacri?cial material is removed from the via. 
BRIEF DESCRIPTION OF THE DRAWINGS 
FIG. 1 illustrates a cross-sectional side vieW of a portion 
of an integrated circuit substrate shoWing an interconnection 
insulated by a dielectric material, a hard mask directly 
overlying the interconnection and a dielectric material over 
lying the hard mask in accordance With an embodiment of 
the invention. 
FIG. 2 shoWs the substrate of FIG. 1 after the further 
processing step of patterning a photoresist mask over the 
dielectric material in accordance With an embodiment of the 
invention. 
FIG. 3 shoWs the substrate of FIG. 1 after the further 
processing step of opening a via through the dielectric 
material and stopping at the hard mask layer in accordance 
With an embodiment of the invention. 
FIG. 4 shoWs the substrate of FIG. 1 after the further 
processing step of cleaning the substrate to remove the 
photoresist mask in accordance With an embodiment of the 
invention. 
FIG. 5 shoWs the substrate of FIG. 1 after depositing a 
sacri?cial material in the via in accordance With an embodi 
ment of the invention and the step of rendering the sacri?cial 
material insensitive to a photo-reaction. 
FIG. 6 shoWs the substrate of FIG. 1 after the cleaning the 
surface of the substrate and retaining sacri?cial material in 
the via in accordance With an embodiment of the invention. 
FIG. 7 shoWs the substrate of FIG. 1 after the further 
processing step of patterning a masking material over the 
dielectric material in accordance With an embodiment of the 
invention. 
FIG. 8 shoWs the substrate of FIG. 1 after the further 
processing step of opening a trench in the dielectric material 
in accordance With an embodiment of the invention. 
FIG. 9 shoWs the substrate of FIG. 1 after the further 
processing step of removing the material patterned for the 
trench and the sacri?cial material in accordance With an 
embodiment of the invention. 
FIG. 10 shoWs the substrate of FIG. 1 after the further 
processing step of extending the via through the hard mask 
material to expose the copper interconnection in accordance 
With an embodiment of the invention. 
FIG. 11 shoWs the substrate of FIG. 1 after the further 
processing step of depositing a copper material in the trench 
and via openings and planariZing the copper With the dielec 
tric material in accordance With an embodiment of the 
invention. 
FIG. 12 is a graphical representation of the controlled 
height from a surface of dielectric material on a substrate 
into a via. 
DETAILED DESCRIPTION OF THE 
INVENTION 
The invention relates in one aspect to a method of forming 
an interconnection. The invention is useful in one embodi 
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ment in protecting underlying interconnections during the 
formation of subsequent or higher level interconnections. 
The invention also alleviates the burden of unrealistic etch 
characteristics betWeen a dielectric material and an under 
lying hard mask incorporated to protect an underlying 
interconnection such as copper interconnection that might be 
used as part of a damascene process. The invention allevi 
ates this concern by incorporating a second masking mate 
rial or a sacri?cial material in the via over a hard mask. In 
this manner, photoresist material used to pattern, for 
example, a via or trench in a dielectric, may be removed 
Without concern of oxidiZing an underlying copper inter 
connection. 
FIGS. 1—11 illustrate a dual damascene process for form 
ing an interconnection over an underlying copper intercon 
nection. A typical integrated circuit may have, for example, 
four or ?ve interconnection layers or lines each insulated 
form one and another by dielectric material. 
FIGS. 1—11 illustrate, for example, the formation of a 
second interconnection layer or line over and to be electri 
cally connected to a ?rst interconnection layer or line. It is 
to be appreciated that the method of the invention may be 
used for each interconnection layer or line. 
FIG. 1 illustrates a cross-sectional side vieW of a portion 
of an integrated circuit substrate or Wafer having a ?rst 
copper interconnection line 110 formed in dielectric material 
100. Copper interconnection line 110 is, for example, 
coupled to an underlying device or devices formed in and on 
a semiconductor substrate. The dielectric material is, for 
example, SiO2 formed by a tetraethyl orthosilicate (TEOS) 
or plasma enhanced chemical vapor deposition (PECVD) 
source. In this example, dielectric layer 100 and copper 
interconnection 110 are planariZed. 
Overlying the planariZed dielectric layer 100/copper inter 
connection line 110 is ?rst mask layer 120. First mask layer 
120 serves, in one aspect, as a mask or barrier to prevent 
oxidation of copper interconnection line 110. In one 
embodiment, ?rst mask layer 120 is a layer of silicon nitride 
(Si3N4) or silicon oxynitride (SiXNYOZ). It is to be appre 
ciated that other dielectric materials, including organic 
polymers, may be suitable for ?rst mask layer 120. 
In the example Where ?rst mask layer 120 is Si3N4 or 
SiXNYOZ, the material is deposited, for example, by chemi 
cal vapor deposition (CVD) to a suitable thickness of 
approximately 100 nm to mask copper interconnection line 
110 during subsequent etching steps. Si3N4 and SiXNYOZ 
generally have chemical properties, including dielectric 
constants, that tend to increase the capacitance betWeen 
interconnection lines and integrated circuits. Accordingly, a 
thin amount, e.g., less than or equal to 100 nm, is generally 
deposited to protect copper interconnection line 110 but not 
to unacceptably increase the capacitance betWeen intercon 
nection lines. For the remainder of this description, an 
example of ?rst mask layer 120 of Si3N4 material Will be 
described. 
Overlying ?rst mask layer 120 is dielectric layer 130. 
Dielectric layer 130 is, for example, a TEOS or PECVD 
formed SiO2 deposited to a thickness of approximately 
1,000 nm. The thickness of dielectric layer 130 Will depend, 
in part, on siZe characteristics and scaling considerations for 
the device. Once dielectric layer 130 is deposited and 
formed, the material is planariZed for example With a 
chemical-mechanical polish. 
Next, as shoWn in FIG. 2, via pattern or second mask layer 
140 is patterned over dielectric layer 130. Second mask layer 
140 is, for example, a photo-imageable material such as a 
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photoresist. Apositive photoresist, for example, is spun onto 
the surface of dielectric layer 130 generally across the Wafer. 
A mask or reticle is then used to expose a portion of the 
photoresist to a light source. In this case, the reticle or mask 
de?nes an area for via or opening 145 over dielectric layer 
130. Once the photoresist material of second mask layer 140 
is exposed to light, the exposed material is removed in a 
conventional manner such as for example, by a developer, 
and the substrate is baked to harden the remaining photo 
resist. The process leaves second mask layer 140 of photo 
resist having an opening 145 over dielectric layer 130. 
As shoWn in FIG. 3, once second mask layer 140 is 
patterned, an etchant is used to open via 150 through 
dielectric layer 130. An etchant is chosen that does not 
substantially react or disrupt underlying ?rst mask layer 120. 
In the case of a SiO2 dielectric layer 130, for example, 
overlying a Si3N4 ?rst mask layer 120, a suitable etchant to 
selectively etch SiO2 Without substantially etching Si3N4 is, 
for example, a C4F8 etch chemistry. One objective of the via 
etch is to etch the via through dielectric layer 130 and stop 
the etching prior to etching through Si3N4 ?rst mask layer 
120. It is to be appreciated that some of the Si3N4 material 
of ?rst mask layer 120 may be etched aWay during the via 
etch, hoWever, the etch should be monitored so that enough 
Si3N4 material remains overlying and protecting copper 
interconnection line 110. 
Once via 150 is opened through dielectric layer 130, via 
pattern or second mask layer 140 is removed from the 
surface of dielectric layer 130. In the example Where via 
pattern or second mask layer 140 is a photoresist, the 
material may be removed through a conventional oxygen 
plasma (e.g., oxygen ashing). At this point, a Wet clean step 
as knoWn in the art may also be used to remove any residual 
particles. 
Next, as shoWn in FIG. 5, sacri?cial material 160 is 
introduced over dielectric layer 130 and in via 150. In one 
embodiment, sacri?cial material 160 is a material that is 
capable of uniformly ?lling small vias (e.g., via having 
diameter less than 0.25 microns). In this embodiment, sac 
ri?cial material 160 is also either generally insensitive to or 
capable of being made generally insensitive to a develop 
ment step such as a photoreaction. In other Words, once 
introduced in via 150, a signi?cant portion of sacri?cial 
material 160 should not change its chemical properties. One 
example is a material that is insoluble in photoresist devel 
oper upon exposure to light, particularly light having a 
Wavelength in the ultraviolet (UV) range. 
One suitable material for sacri?cial material 160 is heat 
treated positive photoresist. FIG. 5 shoWs an example Where 
photoresist, such as conventional positive photoresist, is 
spun-coated on the surface of dielectric layer 130 and ?lls 
via 150. Positive photoresist is generally sensitive to light 
exposure, as described above With reference to FIG. 2. After 
coating of the photoresist material, the substrate is heated to 
cure the photoresist material. The heat treatment is, for 
example, on the order of 150—200° C. In addition to curing 
the photoresist, the heat treatment performs a second func 
tion in this embodiment, in that it generally renders the 
photoresist material insensitive to a photoreaction in the 
presence of light exposure, e.g., UV light exposure. 
As an alternative to heat-treated photoresist, other suitable 
materials for sacri?cial material 160 include dyed photore 
sist or photoresist material With no photo-active compound, 
i.e., photoresist resin. One suitable dyed photoresist is a dye 
material With light-absorbing properties. Upon exposure to 
light, including UV light, the dye in the dyed photoresist 
US 6,406,995 B1 
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material Will absorb a majority of the light in a region near 
the superior or top portion of sacri?cial material 160 in via 
150 (relative to dielectric layer 100/copper interconnection 
line 110) to inhibit a photo-reactive change of the physical 
property of the majority of the dyed photoresist and thereby 
rendering a plug of photoresist material in via 150 after the 
exposure step. One type of dyed photoresist is commercially 
available from Tokyo Ohka Kogyo of Japan. The material 
may be spun on the surface of dielectric layer 130 and cured 
by a conventional heat treatment. A similar process may be 
utiliZed for photoresist resin (i.e., Without a photo-active 
compound), such as DP-Resin, commercially available from 
Tokyo Ohka Kogyo. Absent a photo-active compound, sub 
sequent exposure to light, including UV light, Will not 
change the physical properties of the compound as an 
etch-resistant plug material of via 150. 
FIG. 6 shoWs the substrate after the processing step of 
controlled removal of sacri?cial material 160 from the 
surface of dielectric layer 130. In the embodiment, Where 
sacri?cial material 160 is a photoresist, the controlled 
removal of photoresist material from the surface of dielectric 
layer 130 may be accomplished using an oxygen plasma 
(e.g., oxygen ashing) as knoWn in the art. Alternatively, the 
photoresist material may be exposed to a plasma or gas of 
hydrogen, oxygen/nitrogen, and hydrogen/nitrogen. The end 
point of the removal step is the surface of dielectric layer 
130. This may folloWed by an optional Wet clean step as 
knoWn in the art to remove any residual particles. 
In one embodiment, sacri?cial material 160 serves the 
objective of protecting ?rst mask layer 120 during a subse 
quent etch to, for example, form a trench pattern for a 
subsequent interconnection line. Accordingly, sacri?cial 
material 160 does not need to completely ?ll via 150. Still 
further, sacri?cial material 160 should not impede a subse 
quent etch, such as a subsequent trench etch of dielectric 
layer 1330 around via 150. Thus, in certain situations, it may 
be desirable to remove a portion of sacri?cial material 160 
that is in via 150. 
In the example Where sacri?cial material 160 is 
photoresist, a portion of the photoresist material in via 150 
may be removed by continuing the etch With the oxygen 
plasma (i.e., over-ashing) after the endpoint of the surface of 
dielectric layer 130 is reached. FIG. 6 shoWs an embodied 
step of the method of the invention Wherein a portion of 
sacri?cial material 160 is removed from via 150. It is also to 
be appreciated that, in another embodiment, sacri?cial mate 
rial 160 is not patterned to completely ?ll via 150. In such 
an embodiment, a portion of sacri?cial material 160 Would 
not need to be removed, for example, in an over-ashing step. 
FIG. 12 is a graphical representation of the controlled 
height from the surface of dielectric layer 130 into a via 
having a depth of 1300 nanometers. The height of sacri?cial 
material 160 relative to the surface of dielectric layer 130 is 
compared to the ashing time in seconds beyond the endpoint 
(i.e., beyond the surface of dielectric layer 130). In this 
embodiment, a photoresist is utiliZed as photoresist material 
160 and the substrate is exposed to an oxygen/nitrogen 
plasma mixed under loW temperature condition (about 200° 
C.) in photoresist removing equipment. The loW temperature 
during ash process helps control the photoresist removal 
process. Thus, according to one embodiment of the 
invention, sacri?cial material 160 may be formed With a 
controlled height in via 150 (e.g., a predetermined height 
over ?rst mask layer 120) based on over-ashing. In this 
manner, the Within-Wafer and Wafer-to-Wafer variability of 
the height of sacri?cial material 160 in a via may be 
signi?cantly reduced, compared to the performance obtained 
by using a longer develop process, for example. 
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Once sacri?cial material 160 is formed as desired in via 
150, pattern mask or third mask layer 170 is patterned over 
dielectric layer 130 to pattern a trench in oxide 130. FIG. 7 
shoWs pattern mask or third mask layer 170 patterned over 
dielectric layer 130 in such a Way as to leave an area 175 
exposed for trench patterning. A suitable pattern or third 
mask layer 170 is, for example, a photoresist formed as 
described above With respect to second mask layer 140. 
In the embodiment Where third mask layer 170 is a 
positive photoresist, the photoresist is coated over dielectric 
layer 130. A mask or reticle is then used to expose a portion 
of the photoresist to a light source. The exposed portion 
de?nes a trench over via 150. The exposed portion includes 
an area over sacri?cial material 160. Because sacri?cial 
material 160 is generally insensitive to a photoreaction, 
sacri?cial material 160 is not affected by the exposure to, for 
example, an UV light source. Sacri?cial material 160 is 
insensitive either in that it does not contain any photo-active 
components or has been treated, for example, by heat, to 
inactivate its sensitivity to a photoreaction. Alternatively, a 
photoresist containing a light-absorbing dye (e.g., a dyed 
photoresist) may be used as sacri?cial material 160. In this 
embodiment, upon light exposure to de?ne an etch pattern 
for a subsequent trench in dielectric layer 130, the light 
absorbing dye absorbs any UV light striking sacri?cial 
material 160. Thus, a trench patterning step to pattern a 
photoresist mask over dielectric layer 130 Will not signi? 
cantly effect sacri?cial material 160. 
Once third mask layer 170 is formed, trench 180 is formed 
in dielectric layer 130. Trench 180 is patterned to a depth 
suitable for a conductive interconnection. In one 
embodiment, for example, trench 180 has a depth of 
approximately 500 nm. Again, the precise dimensions of 
trench 180 Will vary depending on the scale of the integrated 
circuit to be formed. In the case of dielectric layer 130 of 
SiO2, a suitable etchant to form trench 180 is, for example 
C4F8/O2/Ar etch chemistry. 
By incorporating sacri?cial material 160 in via 150, 
underlying ?rst mask layer 120 is protected during the 
trench etch described above. If concerns of removing under 
lying ?rst mask layer 120 (such as, for example, Si3N4 layer) 
are removed, a suitable etchant may be chosen for the trench 
etch Without concern for selectivity betWeen dielectric layer 
130 and ?rst mask layer 120. Accordingly, a suitable etchant 
can be chosen based on other parameters, for example, the 
etch rate, the verticalness of the etch, etc. 
FIG. 9 shoWs the substrate after the subsequent process 
ing step of removing third mask layer 170. FIG. 9 also shoWs 
the substrate after the step of removing sacri?cial material 
160 and exposing underlying ?rst mask layer 120. 
By incorporating sacri?cial material 160 in via 150, the 
concerns of the prior art of removing underlying ?rst mask 
layer 120 during trench etch are alleviated. Accordingly, 
sacri?cial material 160 is selected, in one embodiment, to 
have a loW etch rate during trench etch. In one embodiment, 
sacri?cial material 160 and third mask layer 170 are each 
photoresist thus alloWing the simultaneous removal of sac 
ri?cial material 160 and third mask layer 170. In this 
manner, When third mask layer 170 is also photoresist, both 
third mask layer 170 and sacri?cial material 160 may be 
removed by, for example, an oxygen ashing. Since ?rst mask 
layer 120 overlies copper interconnection line in via 150, 
copper interconnection line 110 is protected from oxidation 
by the presence of oxygen during the oxygen ashing step. 
Once sacri?cial material 160 is removed from via 150, a 
subsequent etch may be used to remove the exposed Si3N4 
US 6,406,995 B1 
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material of ?rst mask layer 120. Removing exposed ?rst 
mask layer 120 in via 150 exposes underlying copper 
interconnection 110 as shoWn in FIG. 10. A suitable etchant 
to remove ?rst mask layer 120 of Si3N4 is, for example, a 
CF4/O2 etch chemistry. 
After exposing underlying copper interconnection 110, 
FIG. 11 shoWs the substrate after the subsequent processing 
step of depositing copper material 190 in trench 180 and via 
150. The deposition precedes via a conventional damascene 
process. Once copper material 190 is deposited in via 150 
and trench 180, the substrate may be planariZed according to 
conventional damascene processing techniques to form a 
subsequent level interconnection. The process steps 
described above With respect to FIGS. 1—11 may then be 
repeated for a subsequent interconnection layer. 
In the preceding detailed description, the invention is 
described With reference to speci?c embodiments thereof. It 
Will hoWever, be evident that various modi?cations and 
changes may be made thereto Without departing from the 
broader spirit and scope of the invention as set forth in the 
claims. The speci?cation and draWings are, accordingly, to 
be regarded in an illustrative rather than a restrictive sense. 
What is claimed is: 
1. A method comprising: 
introducing a photosensitive sacri?cial material in a via 
through a dielectric material to a masking material over 
a conductive material; 
rendering a portion of the photosensitive sacri?cial mate 
rial insensitive to a photo-reaction; 
forming a trench in the dielectric material over the via; 
and 
after forming the trench, removing the photosensitive 
sacri?cial material from the via. 
2. The method of claim 1, Wherein 
after introducing the photosensitive sacri?cial material in 
the via, rendering a portion of the photosensitive sac 
ri?cial material insensitive to a photo-reaction. 
3. The method of claim 2, Wherein the photosensitive 
sacri?cial material comprises photoresist, and the rendering 
of the photosensitive sacri?cial material insensitive to a 
photo-reaction comprises exposing the photoresist to heat. 
4. The method of claim 2, Wherein the photosensitive 
sacri?cial material is a photoresist and the formation of the 
photosensitive sacri?cial material comprises: 
coating the photoresist over a surface of the dielectric 
material and in the via; 
exposing the substrate to a suf?cient temperature to render 
a portion of the photoresist insensitive to a photo 
reaction; and 
removing the photoresist from the surface of the dielectric 
material. 
5. The method of claim 4, Wherein the removal of the 
photoresist material from the surface of the dielectric com 
prises: 
exposing the photoresist material to a plasma or gas of one 
of oxygen, hydrogen, oxygen/nitrogen, and hydrogen/ 
nitrogen. 
6. The method of claim 1, Wherein the photosensitive 
sacri?cial material is photoresist comprising a light absorb 
ing material, and the method further comprises: 
prior to the formation of the trench, depositing a photo 
sensitive masking material over the surface of the 
dielectric material; and 
subjecting the photosensitive masking material to a light 
source to expose an area in the masking material for the 
trench. 
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7. The method of claim 1, Wherein the formation of the 
photosensitive sacri?cial material comprises: 
coating the photosensitive sacri?cial material over a sur 
face of the dielectric material; and 
removing a portion of the photosensitive sacri?cial mate 
rial from the via to establish a height of the photosen 
sitive sacri?cial material in the via over the masking 
material. 
8. The method of claim 7, Wherein the removal of a 
portion of the photosensitive sacri?cial material comprises: 
etching beyond a time suf?cient to remove the photosen 
sitive sacri?cial material from the surface of the dielec 
tric material. 
9. In an integrated circuit device including a ?rst 
interconnection, a method of forming a second interconnec 
tion comprising: 
forming a sacri?cial material in a via through a dielectric 
material to a masking material over the ?rst intercon 
nection; 
rendering a portion of the sacri?cial material insensitive 
to a photo-reaction; 
forming a trench in the dielectric material over the via; 
after forming the trench, removing the sacri?cial material 
from the via; 
extending the via through the masking material; and 
depositing a conductive material in the via. 
10. The method of claim 9, Wherein rendering a portion of 
the sacri?cial material insensitive to a photo-reaction occurs 
after forming the sacri?cial material in the via. 
11. The method of claim 10, Wherein the sacri?cial 
material comprises photoresist, and rendering a portion of 
the sacri?cial material insensitive to a photo-reaction com 
prises exposing the photoresist to heat. 
12. The method of claim 9, Wherein the sacri?cial material 
is a photoresist and the method comprises: 
coating the substrate over a surface of the dielectric 
material; 
exposing the phototesist to a suf?cient temperature to 
render a portion of the photoresist insensitive to a 
photo-reaction; 
removing the photoresist from the surface of the dielectric 
material and in the via to establish a height of the 
sacri?cial material in the via over the masking material. 
13. The method of claim 12, Wherein the removal of the 
photoresist material from the surface of the dielectric com 
prises: 
exposing the photoresist material to a plasma. 
14. The method of claim 9, Wherein the sacri?cial material 
is photoresist comprising a light absorbing material, and the 
method further comprises: 
prior to the formation of the trench, depositing a photo 
sensitive masking material over the surface of the 
dielectric material; and 
subjecting the photosensitive masking material to a light 
source to expose an area in the masking material for the 
trench. 
15. The method of claim 9, Wherein the formation of the 
sacri?cial material comprises: 
coating the sacri?cial material over a surface of the 
dielectric material; and 
removing a portion of the sacri?cial material from the via 
to establish a height of the sacri?cial material in the via 
over the masking material. 
16. The method of claim 15, Wherein the removal of a 
portion of the sacri?cial material comprises: 
US 6,406,995 B1 
etching beyond a time sufficient to remove the sacri?cial 
material from the surface of the dielectric material. 
17. A damascene method comprising: 
forming a via through a dielectric material to expose a 
masking material over an interconnection of a sub 
strate; 
forming a sacri?cial material in the via; 
rendering the sacri?cial material insensitive to a photo 
reaction; 
forming a trench in the dielectric material over a portion 
of the via; 
after forming the trench, removing the sacri?cial material 
from the via; 
extending the via through the ?rst masking material; and 
depositing a conductive material in the via and the trench. 
18. The method of claim 17, Wherein the formation of a 
sacri?cial material comprises: 
depositing a sacri?cial material comprising a photosensi 
tive material; and 
rendering a portion of the sacri?cial material insensitive 
to a photo-reaction. 
19. The method of claim 18, Wherein the sacri?cial 
material comprises photoresist and the rendering a portion of 
the sacri?cial material insensitive to a photo-reaction com 
prises exposing the photoresist to a suf?cient temperature to 
render a portion of the photoresist insensitive to a photo 
reaction. 
20. The method of claim 18, Wherein the sacri?cial 
material is a photoresist comprising a light absorbing mate 
rial and the rendering step a portion of the sacri?cial material 
insensitive to a photo-reaction comprises: 
subjecting the photoresist to a light source such that the 
photoresist absorbs suf?cient light to render a portion 
of the photoresist insensitive to a subsequent photo 
reaction. 
21. The method of claim 17, Wherein the sacri?cial 
material ?lls less than the entire portion of the trench. 
22. The method of claim 17, Wherein the sacri?cial 
material is a non-photosensitive photoresist. 
23. A method comprising: 
coating a layer of photoresist material over a substrate 
surface and in a patterned via; 
rendering the coated photoresist material insensitive to a 
photo-reaction by baking; 
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ashing the photoresist material so as to remove the 
photoresist material from the substrate surface but not 
from inside the via; 
patterning a trench over the via; and 
after forming the trench, removing the photoresist mate 
rial from the via. 
24. The method of claim 23, further comprising, after 
ashing the photoresist material to remove the photoresist 
material from the substrate surface, ashing to recess the 
photoresist material into the via. 
25. The method of claim 23, Wherein the ashing comprises 
introducing an oxygen/nitrogen plasma mixture at a sub 
strate temperature on the order of about 200° C. 
26. A method comprising: 
introducing a photo-insensitive material over a substrate 
surface and in a patterned via; 
ashing the photo-insensitive material so as to remove the 
photo-insensitive material from substrate surface but 
not from inside the via; 
patterning a trench over the via; and 
after forming the trench, removing the photo-insensitive 
material from the via. 
27. The method of claim 26, further comprising, after 
ashing the photo-insensitive material to remove the photo 
insensitive material from the substrate surface, ashing to 
recess the photo-insensitive material into the via. 
28. The method of claim 26, Wherein the ashing comprises 
introducing an oxygen/nitrogen plasma mixture at a sub 
strate temperature on the order of about 200° C. 
29. A method comprising: 
coating a photoresist material comprising an ultraviolet 
light absorption dye over a substrate surface and in a 
patterned via; and 
removing the sacri?cial material so as to remove the 
photoresist material from the substrate surface but not 
from inside the via; 
patterning the trench over the via; and 
after forming the trench, removing the photoresist mate 
rial from the via. 
30. The method of claim 29, Wherein forming the trench 
comprises: 
patterning a photo-sensitive material over the substrate 
surface; and 
etching the trench. 
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